OCT 0 8 2003

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

**U.S. PATENT DOCUMENTS** 

Substitute for form 1449A/PTO

## **INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet of 3

	Complete if Known	•	١
Application Number	09/749,750	RECE	1\/ED
Filing Date	December 28, 2000	TILUE	
First Named Inventor	MAIYURAN et al	0CT 1	h 2002
Group Art Unit	2186	0011	p Zuus
Examiner Name	S.C. Elmore	Technology (	l Pontos Od O
Attorney Docket Number	2207/10608	recillology .	relifet 510

			U.S. Patent [	Document		Name of Pa	atentee or Appli	cant Da	ate of Publication of Cited Document	
Examiner Initials *	Cite No.1		Number		nd Code <sup>2</sup>	of Cited Document			MM-DD-YYYY	
-/-		- 6	6,381,671		(if known)		Ayukawa et al		April 30, 2002	+
SE .			115,793				awa et a Gruber		September 5, 2000	+-
SE		0,	110,790	-			ol ubei		Pub. date	+-
4		US 20	002/01290	01	A1	Maiy	uran et a	al s	eptember 12, 2002	
									<del></del>	
					REIGN PA	ATENT D	OCUMENT	<u>rs</u>	Pages, Columns, Lines,	
Examiner Initials*	Cite No. <sup>1</sup>	Office <sup>3</sup>	Number <sup>4</sup>	Kind Code <sup>5</sup> (if known)	or App	Patentee licant of ocument	Date of Pub Cited Do MM-DD	cument	Where Relevant Passages or Relevant Figures Appear	T <sub>6</sub>
					-					
		01	THER PRIO	R ART N	ON PATE	NT LITE	RATURE	DOCUM	ENTS	-
Examiner Initials *	Cite No.1	ite	m (book, mag	gazine, journ number(s),	al, serial, s publisher,	ymposium city and/o	, catalog, et r country wh	c.), date, nere publis		T²
SE	•	the M Intl Sy Techr Comp 16-19	Agarwal et al, "Column-Associative Caches: A Technique for Reducing he Miss Rate of Direct-Mapped Caches", Proceedings, The 20 <sup>th</sup> Annual ntl Symposium on Computer Architecture, IEEE Computer Society, Technical Committee on Computer Architecture, Association for Computing Machinery SIGARCH, pp 169-190, San Diego, California, May 16-19, 1993							
SE	Q	Performant	Alexander et al, "Distributed Prefetch-buffer/Cache Design for High Performance Memory Systems", Proceedings, Second Intl Symposium on High-Performance Computer Architecture, IEEE Computer Society, Technical Committee on Computer Architecture, pp 254-263, San Jose, California, February 3-7, 1996							
Æ	6	Burge Scien	Burger et al, "The SimpleScalar Tool Set, Version 2.0", Computer Sciences Department Technical Report, No. 1342, The University of Wisconsin, Madison, Wisconsin, June 1997							
G		Edmo 64-bit <i>Journ</i>	Edmondson et al, "Internal Organization of the Alpha 21164, a 300-MHz 64-bit Quad-issue CMOS RISC Microprocessor", <i>Digital Technical Journal</i> , Vol. 7, No. 1, pp 119-135, 1995							
SE		K. I	/lark D., "/ mber 198		or Direct	-Mappe	d Cache	s", Con	nputer, pp 25-40,	
Examiner Signature			Elmon			Date Consid		Λ.	-19-04	

4	OIPE EST
,-Please type	plus sign (+) inside this box $\longrightarrow$ $+$ $\bigcirc$ CCT, 0 8 7003
	Under the Paperwork Reduction Act of 1995, no seedors, are equal to res

PTO/SB/08A (08-00) Approved for use through 10/31/2002. OMB 0651-0031
S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE spond to a collection of information unless it contains a valid OMB control number.

**INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet of 3

Substitute for form 1449A/PTO

	Complete if Known	)	
Application Number	09/749,750	DEOE	
Filing Date	December 28, 200	RECEIVED	
First Named Inventor	MAIYURAN et al		
Group Art Unit	2186	001 1 0 2003	
Examiner Name	S.C. Elmore	Taskani	
Attorney Docket Number	2207/10608	Technology Center 2100	)
·			

	1	OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	F
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
SE	A	Juan et al, "The Difference-bit Cache", Proceedings, The 23 <sup>rd</sup> Annual Int'l Symposium on Computer Architecture, ACM SIGARCH, IEEE Computer Society, TCCA, pp 114-120, Philadelphia, Pennsylvania, May 22-24, 1996	
Æ	V	Kessler et al, "Inexpensive Implementation of Set-Associativity", Proceedings, The 16 <sup>th</sup> Annual Intl Symposium on Computer Architecture, IEEE Computer Society Press, pp 131-139,1989	
SE	١	Rau et al, "Pseudo-Randomly Interleaved Memory", Proceedings, The 18 <sup>th</sup> Annual Intl Symposium on Computer Architecture, Association for Computing Machinery, pp 74-83, Toronto, Canada, May 27-30, 1991	
SE	8	Rivers et al, "On Effective Data Supply for Multi-Issue Processors", Proceedings, Intl Conference on Computer Design, VLSI in Computers	
Æ	ł	Sánchez et al, "A Locality Sensitive Multi-Module Cache with Explicit Management", Proceedings of the 1999 Intl Conference on Supercomputing, ICS '99, Rhodes, Greece	
se	١	Sohi et al, "High-Bandwidth Data Memory Systems for Superscalar Processors", ASPLOS-IV Proceedings, Fourth Intl Conference on Architectural Support for Programming Languages and Operating Systems, pp 53-62, Santa Clara, California, April 8-11, 1991	
Æ	٧	Wilson et al, "Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors", Proceedings, The 23 <sup>rd</sup> Annual Intl Symposium on Computer Architecture, ACM SIGARCH, IEEE Computer Society, TCCA, pp 147-157, Philadelphia, Pennsylvania, May 22-24, 1996	
sk		Wilson et al, "Designing High Bandwidth On-Chip Caches", "The 24 <sup>th</sup> Annual Intl Symposium on Computer Architecture, Conference Proceedings, ACM, pp 121-132, Denver, Colorado, June 2-4, 1997	

Examiner S. Elmore	Date Considered	4-19-04
--------------------	--------------------	---------

OCT 0 8 2003

PTO/SB/08A (08-00)

Approved for use through 10/31/2002. OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

The persons are proved to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

## **INFORMATION DISCLOSURE** STATEMENT BY APPLICANT

Under the Paperwork Reduction Act of 1995

(use as many sheets as necessary)

Sheet 3 of 3

	Complete It Known	1	<u>l</u>
Application Number	09/749,750		
Filing Date	December 28, 2000	RECE	こくにつ
First Named Inventor	MAIYURAN et al	1150	
Group Art Unit	2186	DCT 1	0 2003
	0.0.51		10 2003

S.C. Elmore Examiner Name Attorney Docket Number 2207/10608

		OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS	
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
5€	ų	Wilton et al, "An Enhanced Access and Cycle Time Model for On-Chip Caches", Digital WRL Research Report 93/5, Palo Alto, California, July 1994	
SE	. 4	Shanley, T., Pentium® Pro Processor System Architecture, Chapter 5, pp.61-118, Addison-Wesley Developers Press, 1997	
se	٩	Rivers et al, "On High-Bandwidth Data Cache Design for Multi-Issue Processors", IEEE, Proceedings, Micro-30, Dec. 1-3, 1997, Research Triangle Park, North Carolina	
Æ	ı	Neefs et al, "A Technique for High Bandwidth and Deterministic Low Latency Load/Store Accesses to Multiple Cache Banks, 6th Int'l. Symposium on High-Performance Computer Architecture HPCA-6, IEEE, 1999, Los Alamitos, California	
Æ	•	Calder et al, "Predictive Sequential Associative Cache", IEEE, Proceedings 2nd Int'l. Symposium on High-Performance Computer Architecture, Feb. 3-7, 1996, San Jose, California	
SE	•	Cho et al, "Decoupling Local Variable Accesses in a Wild-Issue Superscaler Processor, Proceedings of the 26th Annual Int'l. Symposium on Computer Architecture, May 1999	

Examiner Signature	S. Elmore	Date Considered	4-19-04	
-----------------------	-----------	--------------------	---------	--